Renesas Electronics Corporation expanded its timing solutions portfolio with a new ultra-low 25fs-rms clock solution for wireline infrastructure, data center and industrial applications. The new FemtoClock 3 family includes ultra-low jitter clock generators and jitter attenuators with 8 and 12 outputs, enabling high-performance, easy-to-use, and cost-effective clock tree designs for next-generation, high-speed interconnect systems. Target applications for the new devices include telecom switches and routers, top-of-rack data center switches, medical imaging, broadcast audio & video and more.
FemtoClock 3 devices provide industry leading phase noise and jitter required to meet the needs of 112Gbps SerDes rates, as well as next-generation 224Gbps SerDes designs using commonly available 48MHz to 73MHz crystals. The highly integrated devices can generate up to four frequency domains and offer integrated LDOs (Low Drop Out regulators) with superior PSRR, reducing board complexity and cost. FemtoClock 3 supports multiple operating modes, including synchronization, jitter attenuation, and clock generation. Customers can combine the new FemtoClock 3 solution with the broader ClockMatrix™, VersaClock, buffer and oscillator portfolio of timing solutions to address challenging timing needs for their high-performance wireline infrastructure and data center designs.
Key Features
-
Industry-leading 25fs-rms jitter exceeds next-generation 112Gbps and 224Gbps SerDes reference clock requirements
-
Up to 4 frequency domains allow all system clocks to be generated from a single device
-
Device variants with jitter attenuation, synchronization and clock generation capabilities and with 8 or 12 outputs
-
Low power dissipation of 1.2W and operating a single 1.8V supply
-
Integrated non-volatile memory allows for device customization in factory at no additional cost to customer
-
Small 7 x 7mm 48-pin VFQFPN and 9 x 9mm 64-pin VFQFPN packages
-
Compliant with ITU-T G.8262 and G.8262.1 for enhanced synchronous Ethernet
-
Single chip with multiple operating modes simplifies overall clock tree
